

**Problem: CM5**

**Area: Integrated Circuits and Logic Design**

**Code #** \_\_\_\_\_

Given the Boolean expression, answer the following questions:

$$F(A, B, C) = \overline{(A + \overline{BC})}(\overline{A} + B + \overline{C})(A + \overline{B} + C) + \overline{B}$$

a) Find the truth table for F.

b) Simplify the function F using any appropriate method (express F in its simplest form).

**Problem: CM6**

**Area: Integrated Circuits and Logic Design**

**Code # \_\_\_\_\_**

Given the state table below with the state variables X and Y, externally applied input r, and output g. Answer the questions below.

Present Input	Present State		Present Output	Next State		JK Flip Flop Inputs		SR Flip Flop Inputs	
	X	Y		g	X*	Y*	J <sub>x</sub>	K <sub>x</sub>	S <sub>y</sub>
0	0	0	0	0	1				
0	0	1	0	1	0				
0	1	0	1	0	0				
0	1	1	0	0	1				
1	0	0	1	1	0				
1	0	1	1	1	1				
1	1	0	0	0	1				
1	1	1	0	1	1				

- a) Fill in the missing values for the state table.
- b) Draw the state transition diagram based on the state table.


Problem: CM7

Area: Integrated Circuits and Logic Design

Code # \_\_\_\_\_

Make a JK flip-flop out of the D flip-flop below. Show all your work and draw the resulting circuit.

J	K	Q	Q*	D
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		



Given the function:  $F(w,x,y,z) = \sum(0,1,2,3,5,7,9,12)+dc(4,10,111)$

Answer the following questions.

a) Write the minimal sum-of-product expression for F.

wx \ yz	00	01	11	10
00				
01				
11				
10				

b) Write the minimal product-of-sums expression for F.

wx \ yz	00	01	11	10
00				
01				
11				
10				

c) Write the minimal NAND-NAND expression for F.

wx \ yz	00	01	11	10
00				
01				
11				
10				



Consider the following WIMP51 (simplified 8051) assembly program.

Address	Label	Instruction	Binary code	Hex code
00H		MOV A, #04H		
		MOV R1, A		
		MOV A, #B2H		
		MOV R0, A		
		CLR C		
	Loop:	MOV A, #01H		
		ADDC A, R0		
		MOV R0, A		
		ANL A, R1		
		JZ Loop		
	Stop:	SJMP Stop		

- a) Fill the table above (the **machine code in binary code and hex code**) for this program using the summary of WIMP51 Inst Set shown below. For each machine code instruction, **determine its address** as well. Assume that the beginning address of the program is 00H.

**Summary of WIMP51 Inst Set**

ASM code	Machine code	Meaning
MOV A, #D	01110100 dddddddd	A<=D
ADDC A,#D	00110100 dddddddd	C,A<=A+D+C
MOV Rn, A	11111nnn	Rn<=A
MOV A, Rn	11101nnn	A<=Rn
ADDC A, Rn	00111nnn	C,A<=A+Rn+C
ORL A, Rn	01001nnn	A<=A OR Rn
ANL A, Rn	01011nnn	A<= A AND Rn
XRL A, Rn	01101nnn	A<=A XOR Rn
SWAP A	11000100	A<=A <sub>(3-0)</sub> &A <sub>(7-4)</sub>
CLR C	11000011	C<=0
SETB C	11010011	C<=1
SJMP rel	10000000 aaaaaaaa	PC<=PC+rel+2
JZ rel	01100000 aaaaaaaa	PC<=PC+rel+2 if Z=1





**Problem: CM11**

**Area: Embedded Computer Systems**

**Code # \_\_\_\_\_**

a) Identify at least 3 differences between general-purpose microprocessors and microcontrollers and discuss why these differences exist.

b) Discuss advantages and disadvantages of programming microcontrollers in assembly language instead of C/C++.







### SFR Definition 23.2. TMOD: Timer Mode

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	

SFR Address: 0x89  
SFR Page: 0

- Bit7: GATE1: Timer 1 Gate Control.  
0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level.  
1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic 1.
- Bit6: C/T1: Counter/Timer 1 Select.  
0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4).  
1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1).
- Bits5-4: T1M1-T1M0: Timer 1 Mode Select.  
These bits select the Timer 1 operation mode.

T1M1	T1M0	Mode
0	0	Mode 0: 13-bit counter/timer
0	1	Mode 1: 16-bit counter/timer
1	0	Mode 2: 8-bit counter/timer with auto-reload
1	1	Mode 3: Timer 1 inactive

- Bit3: GATE0: Timer 0 Gate Control.  
0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level.  
1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic 1.
- Bit2: C/T0: Counter/Timer Select.  
0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3).  
1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0).
- Bits1-0: T0M1-T0M0: Timer 0 Mode Select.  
These bits select the Timer 0 operation mode.

T0M1	T0M0	Mode
0	0	Mode 0: 13-bit counter/timer
0	1	Mode 1: 16-bit counter/timer
1	0	Mode 2: 8-bit counter/timer with auto-reload
1	1	Mode 3: Two 8-bit counter/timers

### SFR Definition 23.1. TCON: Timer Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Bit Addressable

SFR Address: 0x88  
SFR Page: 0

Bit7: TF1: Timer 1 Overflow Flag.  
Set by hardware when Timer 1 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine.  
0: No Timer 1 overflow detected.  
1: Timer 1 has overflowed.

Bit6: TR1: Timer 1 Run Control.  
0: Timer 1 disabled.  
1: Timer 1 enabled.

Bit5: TF0: Timer 0 Overflow Flag.  
Set by hardware when Timer 0 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 0 interrupt service routine.  
0: No Timer 0 overflow detected.  
1: Timer 0 has overflowed.

Bit4: TR0: Timer 0 Run Control.  
0: Timer 0 disabled.  
1: Timer 0 enabled.

Bit3: IE1: External Interrupt 1.  
This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 1 service routine if IT1 = 1. This flag is the inverse of the /INT1 signal.

Bit2: IT1: Interrupt 1 Type Select.  
This bit selects whether the configured /INT1 interrupt will be falling-edge sensitive or active-low.  
0: /INT1 is level triggered, active-low.  
1: /INT1 is edge triggered, falling-edge.

Bit1: IE0: External Interrupt 0.  
This flag is set by hardware when an edge/level of type defined by IT0 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 0 service routine if IT0 = 1. This flag is the inverse of the /INT0 signal.

Bit0: IT0: Interrupt 0 Type Select.  
This bit selects whether the configured /INT0 interrupt will be falling-edge sensitive or active-low.  
0: /INT0 is level triggered, active logic-low.  
1: /INT0 is edge triggered, falling-edge.

### SFR Definition 23.3. CKCON: Clock Control

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	T1M	T0M	-	SCA1	SCA0		00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		

SFR Address: 0x8E  
SFR Page: 0

Bits7-5: UNUSED. Read = 000b, Write = don't care.

Bit4: T1M: Timer 1 Clock Select.  
This select the clock source supplied to Timer 1. T1M is ignored when C/T1 is set to logic 1.  
0: Timer 1 uses the clock defined by the prescale bits, SCA1-SCA0.  
1: Timer 1 uses the system clock.

Bit3: T0M: Timer 0 Clock Select.  
This bit selects the clock source supplied to Timer 0. T0M is ignored when C/T0 is set to logic 1.  
0: Counter/Timer 0 uses the clock defined by the prescale bits, SCA1-SCA0.  
1: Counter/Timer 0 uses the system clock.

Bit2: UNUSED. Read = 0b, Write = don't care.

Bits1-0: SCA1-SCA0: Timer 0/1 Prescale Bits  
These bits control the division of the clock supplied to Timer 0 and/or Timer 1 if configured to use prescaled clock inputs.

SCA1	SCA0	Prescaled Clock
0	0	System clock divided by 12
0	1	System clock divided by 4
1	0	System clock divided by 48
1	1	External clock divided by 8*

\*Note: External clock divided by 8 is synchronized with the system clock, and external clock must be less than or equal to the system clock frequency to operate the timer in this mode.

### SFR Definition 23.4. TL0: Timer 0 Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
									00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		

SFR Address: 0x8A  
SFR Page: 0

Bits 7-0: TL0: Timer 0 Low Byte.  
The TL0 register is the low byte of the 16-bit Timer 0.

### SFR Definition 23.6. TH0: Timer 0 High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
									00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0		

SFR Address: 0x8C  
SFR Page: 0

Bits 7-0: TH0: Timer 0 High Byte.  
The TH0 register is the high byte of the 16-bit Timer 0.



**Problem: CM13**

**Area: Computational Intelligence**

**Code # \_\_\_\_\_**

For Deep Learning, why do they call it “deep”? How deep is deep enough to be deep?

**Problem: CM14**

**Area: Computational Intelligence**

**Code # \_\_\_\_\_**

Compare and contrast, using math and your explanations, normal Q Learning vs. Deep Q learning.



**Problem: CM15**

**Area: Computational Intelligence**

**Code # \_\_\_\_\_**

Compare and contrast, using math and your explanations, ART1 and Fuzzy ART.

**Problem: CM16**

**Area: Computational Intelligence**

**Code # \_\_\_\_\_**

Compare and contrast two different major approaches to evolutionary computation.


**Compare the UDP and TCP protocols in terms of each of the following attributes:**

- a. bit overhead
- b. processing overhead
- c. reliability
- d. flexibility in supporting different types of traffic, e.g., VoIP, file transfer, telemetry

Answer all three of the following questions about Cyclic Redundancy Code (CRC).

- a. Concisely describe CRC.
- b. Discuss the usage of CRC for error detection. Include a description of the relationship between the size of a given CRC code and the number of single-bit errors that it can detect.
- c. Discuss the usage of CRC for error correction. Compare this usage its error detection applications.

In the network depicted in the figure below, hosts A and B are each connected to a switch, S, via 100 Mbps links. The propagation delay on each link is  $20 \mu\text{s}$ . S is a store-and-forward device; it begins forwarding as soon as it has received a complete frame.



**Answer all three questions below. Show every step of your work.**

- Calculate the total time required to transmit a message of 10,000 bits from A to B. The message is sent as a single frame. Assume (unrealistic, but do it) that no header is required for any frame and that processing delay is negligible.
- Repeat part a, with one change: this time assume the message is transmitted as two 5000-bit frames, sent one right after the other
- Now consider a change to part b. – we send the message as ten 1000-bit frames instead of two 5000-bit frames. Do you expect the total delay to increase or decrease? No math is expected for this part of the question. You are expected to give an answer in words that show that you understand the effect of increasing the number of frames from one to two to ten.

The table below is a routing table using classless interdomain routing (CIDR). Address bytes are in hexadecimal. The notation "/12" in C4.50.0.0/12 denotes a mask with 12 leading 1 bits: FF.F0.0.0.

**Determine the next hop to which a packet with each of the following destination addresses will be delivered, assuming the match with the longest prefix is selected.**


**Show your work. Answers without work will receive no credit.**

Note that the masks have been provided to you in hexadecimal format. Conversion to decimal is not necessary. Conversion of parts of the information to binary is likely to be necessary.

Net/MaskLength	NextHop
C4.5E.2.0/23	A
C4.5E.4.0/22	B
C4.5E.C0.0/19	C
C4.5E.40.0/18	D
C4.4C.0.0/14	E
C0.0.0.0/2	F
80.0.0.0/1	G

- a. C4.4B.31.2E
- b. C4.5E.05.09
- c. C4.4D.31.2E
- d. C4.5E.D1.02

Write a set of node-voltage equations in matrix form for the circuit below, using the space provided. ( Evaluate  $v_1, v_2, v_3,$  and  $v_4.$



$$\begin{bmatrix} \phantom{0} \\ \phantom{0} \\ \phantom{0} \\ \phantom{0} \end{bmatrix} \begin{bmatrix} v_1 \\ v_2 \\ v_3 \\ v_4 \end{bmatrix} = \begin{bmatrix} \phantom{0} \\ \phantom{0} \\ \phantom{0} \\ \phantom{0} \end{bmatrix}$$

$v_1 =$  \_\_\_\_\_


$v_3 =$  \_\_\_\_\_

$v_2 =$  \_\_\_\_\_

$v_4 =$  \_\_\_\_\_




Find the steady-state voltage,  $v_x(t)$ , in the following circuit.




Two large conducting plates are placed a distance “ $d$ ” apart and are located in freespace. The lower plate is held at zero potential ( $\Phi = 0$ ), and the upper plate is held at a potential of  $V_0$  ( $\Phi = V_0$ ). Note: edge effects can be neglected.

- Find the potential,  $\Phi$ , in the region between the plates.
- Find the electric field intensity,  $\vec{E}$ , in the region between the plates.
- Find the electric flux density,  $\vec{D}$ , in the region between the plates.
- What is the surface charge density,  $\rho_s$ , on the upper and lower plates? Recall that the magnitude of the normal component of the electric flux density is equal to  $\rho_s$ .



**Problem: M10 Area: Waves, Devices & Optics. Code # \_\_\_\_\_**

**Problem: A lossless transmission line is shown below with internal source resistance,  $R_s = 3Z_0$ , and load resistance,  $R_L = 9Z_0$ . Here  $Z_0$  is the characteristic impedance of the transmission line. (That is  $Z_0 = \sqrt{\frac{L}{C}}$  and L and C are the inductance and capacitance per unit length of the transmission line.)**



- (a) Sketch the bounce diagrams for the voltage and current. What are the values of the initial voltage,  $V_1^+$  and the initial current,  $I_1^+$ ?**
- (b) Plot the voltage at the load location,  $V_L(t)$ , as function of time, t, up to 6 times of the transit time.**
- (c) Plot the current at the load location,  $I_L(t)$ , as function of time, t, up to 6 times the transit time.**

**Problem #M11**

**Area: Waves & Devices Code #**

Consider a silicon (Si: a Col. IV material) abrupt-junction pn diode in which only donors are on the n-side and only acceptors are on the p-side.  $T = 300\text{ K}$ . Important physical constants are:

Boltzmann's constant:	$k = 1.38 \times 10^{-23}\text{ J/K} = 8.62 \times 10^{-5}\text{ eV/K}$		
Planck's constant:	$h = 4.14 \times 10^{-15}\text{ eV}\cdot\text{s}$	Electronic charge:	$q = 1.60 \times 10^{-19}\text{ C}$
Carrier Mobilities	$\mu_n = 1350\text{ cm}^2/\text{V}\cdot\text{s}$	$\mu_p = 480\text{ cm}^2/\text{V}\cdot\text{s}$	
Bandgap Energy of Si	$E_g = 1.11\text{ eV}$		
Intrinsic Carrier Concentration	$n_i = 1.50 \times 10^{10}\text{ cm}^{-3}$ at 300 K		

(a) Name the bias condition for which the following current types are dominant.



<u>Dominant Current</u>	<u>Bias Condition (Reverse Bias or Forward Bias)</u>
Diffusion Current:	_____
Drift Current:	_____

(b) If an applied voltage is present, state how the depletion region width changes relative to the equilibrium depletion width. Circle the correct choices

Forward bias:	<b>Increases</b>	<b>Decreases</b>	<b>Stays the same</b>
Reverse bias:	<b>Increases</b>	<b>Decreases</b>	<b>Stays the same</b>

(c) The contact potential is  $V_o = 0.70\text{ V}$ . Calculate the doping concentrations for the p and n sides if the doping concentrations on each side are equal. .

(d) For the diode circuit below, the turn-on voltage is  $V_{to} = 0.70\text{ V}$ , the reverse saturation current is  $0.50\text{ mA}$ , and the breakdown voltage is  $-15\text{ V}$ . If  $R = 2,000\ \Omega$  and  $V_s = +10\sin(10t)\text{ V}$ , calculate the operating point (V, I) for  $V_s = +10\text{ V}$  and  $V_s = -10\text{ V}$ .




Problem: M12

Area: Waves, Devices, & Optics


Code #: \_\_\_\_\_

A uniform plane wave propagating in air given by  $\vec{E}_i(x, z) = \pi e^{-j120\pi x - j50\pi z} (120\hat{z} - 50\hat{x})$  (V/m) is incident on a perfect electric boundary (PEC) wall located at  $x = 0$ . Find the magnetic field of the **reflected** wave.



Copyright © 2018 by the Contributing Control Area Faculty. All rights reserved. No parts of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the written permission of the copyright holder(s).

Consider the following block diagram.




Determine the transfer function. Show your work clearly.



Copyright © 2018 by the Contributing Control Area Faculty. All rights reserved. No part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the written permission of the copyright holder(s).

Given the system below, for which three lead compensators have been designed.



$$G(z) = \frac{0.0242(z + 0.967)}{(z - 1.0)(z - 0.9048)}$$

The desired closed-loop poles are  $0.677 \pm j0.246$  which correspond to 10% overshoot and a 2% settling time of  $12T$ . The following three  $D(z)$  lead compensators have been designed using root locus techniques. Rank the designs from best to worst and state your reasons for your choice. Consider such factors as good design practice, meeting design specifications when actually implemented, etc. Additional calculations are not required.

$$D_1 = 3.39 \frac{(z - 0.910)}{(z - 0.443)}$$

$$D_2 = 6.42 \frac{(z - 0.677)^2}{(z - 0.443)^2}$$

$$D_3 = 23.17 \frac{(z - 0.554)^2}{z^2}$$



Prob: M15

Area: Control


Code # \_\_\_\_\_

---

Copyright © 2018 by the Contributing Control Area Faculty. All rights reserved. No part of this document may be reproduced, stored in a retrieval system, or transmitted in any form or by any means without the written permission of the copyright holder(s).

---

Consider the following system



Calculate the steady-state error for the ramp input.

A superheterodyne receiver uses an IF frequency of 455 kHz. The receiver is tuned to a transmitter having a carrier frequency of 1650 kHz.

1. Determine the frequencies of the local oscillator corresponding to low-side and high-side tuning.
2. Sketch the block diagrams of the AM transmitter and receiver, specifying all parameters if a filter is used.

In 1962, AT&T first offered digital telephone transmission referred to as T1 service. With this service, each T1 frame is partitioned into 24 time-division multiplexed channels or time slots. Each time slot contains 8 bits (one speech sample), and there is one additional bit per frame for alignment. The speech signal of each channel is sampled at 8000 samples per second. The bandwidth used for transmitting the composite T1 signal is 386 kHz. Find the bandwidth efficiency (bits/s/Hz) for this signalling scheme.