

**Problem: CM1**

**Area: Computers and Architecture**

**Code #\_\_\_\_\_**

Define and compare Harvard and van Neumann computer architectures. Give at least 3 advantages of each architecture, and corresponding applications/systems.

---

**Problem: CM2**

**Area: Computers and Architecture**

**Code # \_\_\_\_\_**

Consider the following instruction set:

LD A	011xaaaa	Load A with the contents of memory location aaaa
LD B	100xaaaa	Load B with the contents of memory location aaaa
ADD A, B	101xxxxx	$A \leftarrow A + B$
DIV AB	110xxxxx	$A \leftarrow \text{quotient}, B \leftarrow \text{remainder}$
JNZ addr	111xaaaa	If A is not zero, then jump to address aaaa

- a) Design a general purpose datapath which will implement these instructions. Clearly label your control and status signals and identify your components and their features.
  - b) Give the sequence of control signals necessary to fetch, decode, and execute each of these instructions.
-



**Problem: CM4**

**Area: Computers and Architecture**

**Code #**\_\_\_\_\_

Below is a list of 32-bit memory address references, given as word addresses.

3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253

For each of these references, identify the binary address, the tag, and the index given a direct-mapped cache with two-word blocks and a total size of 8 blocks. Also list if each reference is a hit or a miss, assuming the cache is initially empty.

**Problem: CM5**

**Area: Integrated Circuits and Logic Design**

**Code # \_\_\_\_\_**

Simplify the following Boolean expression:

$$F(A, B, C) = \overline{(A+C)}(\overline{A+B+C})(A+\overline{B+C}) + \overline{B}$$

***You may use any appropriate method, but you must show your work for full credit.***

**Problem: CM6**

**Area: Integrated Circuits and Logic Design**

**Code # \_\_\_\_\_**

Given the state table below with the state variables X and Y, externally applied input t, and output f. Answer the questions below.

Present Input	Present State		Present Output	Next State		JK Flip Flop Inputs		SR Flip Flop Inputs	
	X	Y		X*	Y*	J <sub>X</sub>	K <sub>X</sub>	S <sub>Y</sub>	R <sub>Y</sub>
0	0	0	0			0	0	1	0
0	0	1	0			0	1	0	1
0	1	0	1			1	1	1	0
0	1	1	0			1	1	0	0
1	0	0	1			1	0	1	0
1	0	1	1			1	0	0	1
1	1	0	0			0	1	0	0
1	1	1	0			1	0	0	1

- a) Fill in the missing values for the state table.
- b) Draw the state transition diagram based on the state table.


**Problem: CM7**

**Area: Integrated Circuits and Logic Design**

**Code #** \_\_\_\_\_

Make a SR flip-flop out of the D flip-flop below. Show all your work and draw the resulting circuit.

S	R	Q	Q*	D
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		



**Problem: CM8**

**Area: Integrated Circuits and Logic Design**

**Code # \_\_\_\_\_**

Draw a cross-section of a PFET whose source and drain are connected to wires in M1. Identify each material (e.g. M1, SiO<sub>2</sub>, P-Substrate, n-diffusion, p-diffusion, etc). Identify the source, gate, drain, and body. One of these terminals is (nearly) always connected to Vdd or Vss. Show the connection.

---



**Problem: CM9**

**Area: Embedded Computer Systems**

**Code # \_\_\_\_\_**

The Program Status Word (PSW) register for the 8051 is organized as shown below:

(PSW.7=CY, PSW.6=AC, PSW.5=General-purpose flag, PSW.4=RS1, PSW3=RS0, PSW.2=OV, PSW.1=Not used, PSW.0=P, where CY refers to carry, AC refers to auxiliary carry, RS1 and RS0 refer to the register bank selection bits, OV refers to the overflow flag, P refers to parity)



Answer the questions for parts a and b below.

- a) Determine the following values after the instruction sequence below has been executed. *Show your work for full credit.*

```
MOV PSW, #19H
MOV A, #49H
SETB C
ADDC A, #75H
```

CY: \_\_\_\_\_

AC: \_\_\_\_\_

OV: \_\_\_\_\_

P: \_\_\_\_\_

A: \_\_\_\_\_

Active Register Bank (0-3): \_\_\_\_\_

- b) Write a sequence of instructions that changes the Active Register Bank to Register Bank 1 but does not change any of the other flags in the PSW.




**Problem: CM11**

**Area: Embedded Computer Systems**

**Code # \_\_\_\_\_**

We wish to create a simple embedded system that a) reads in the value of 3 switches (i.e. the three switches are either open or closed), b) converts the result to a binary number (e.g. the switches in state open/closed/open are equivalent to a binary 010), and c) lights up one of 8 LEDs according to the buttons pushed (e.g. if a binary 010 is has, LED no. 2 is lit). Assume the microcontroller has open drain outputs, as indicated for P3.0 below, and with inputs that are in no way connected to power or return, also as indicated for P2.0 below.

- a. Show how to hook up the microcontroller below, so that we can read the input switches and can write to the LEDs. Assume there are 8 LEDs and 3 switches.



- b. Write a short segment of ASM to read the switches and write to the LEDs. You may use ASM code for the 8051 or any other microprocessor of your choosing.

**Problem: CM12**

**Area: Embedded Computer Systems**

**Code #**\_\_\_\_\_

Answer the following two questions:

1. List at least five different criteria for choosing a microcontroller for embedded system projects. Then, clearly explain why each criterion is important.

- 
2. What are the differences between microcontrollers and microprocessors? List at least three differences. Then, clearly explain why.

**Problem: CM13**

**Area: Computational Intelligence**

**Code # \_\_\_\_\_**

Explain, using equations, the motivation, design, and purposes of the backpropagation algorithm. Also include a discussion of what you consider to be its most important shortcoming (choose only one) and what can be done to mitigate that problem.

**Problem: CM14**

**Area: Computational Intelligence**

**Code #\_\_\_\_\_**

Give Bellman's equation and show how it can be used to convert a reinforcement learning problem into a supervised learning problem.

**Problem: CM15**

**Area: Computational Intelligence**

**Code #** \_\_\_\_\_

Describe in detail an unsupervised learning method of your choice.

**Problem: CM16**

**Area: Computational Intelligence**

**Code #** \_\_\_\_\_

Give at least three advantages and disadvantages of evolutionary computation.



**Problem: CM17**

**Area: Networking and Software Engineering**

**Code #\_\_\_\_\_**

**Answer both questions below:**

1. Draw the five-layer hybrid OSI/TCP IP network model used in this course. Label each layer, and provide a one-sentence description for its main functionality.

2. Compare datagram-based to virtual circuit-based networking with respect to the following aspects:

a. Circuit setup

b. Addressing

c. Routing

d. Consequences of router failure

e. Quality of service

**Problem: CM18**

**Area: Networking and Software Engineering**

**Code #\_\_\_\_\_**

**Answer both questions below:**

1. Compare the UDP and TCP protocols in terms of all four parameters below.
  - a. bit overhead
  
  
  
  - b. processing overhead
  
  
  
  - c. reliability
  
  
  
  - d. flexibility in supporting different types of traffic, e.g. VoIP, file transfer, telemetry
  
2. Compare the functions of a hub/repeater, switch, and router in computer networks. Then explain which type of node is required when connecting ATM-based and Ethernet-based networks in TCP/IP stack.



**Problem: CM20**

**Area: Networking and Software Engineering**

**Code #\_\_\_\_\_**

Eight stations, numbered 1 through 8, are contending for the use of a shared channel by using the adaptive tree walk protocol. If stations 1, 3, 5, 6, 7 suddenly become ready at once, how many bit slots are needed to resolve the contention? List the contents of each time slot.

**Problem: CM21**

**Area: Security and Reliability**

**Code #\_\_\_\_\_**

Provide concise answers to all four questions below:

1. What is the difference between statistical randomness and unpredictability, in the context of pseudorandom number generation?

2. What are the roles of the public and private key, respectively, in asymmetric encryption?

3. What is the difference between strong and weak collision resistance, in the context of a cryptographic hash function?

4. Suppose  $H(m)$  is a collision-resistant hash function that maps a message of arbitrary bit length into an  $n$ -bit hash value. Is it true that: for all messages  $x, x'$  with  $x \neq x'$ , we have  $H(x) \neq H(x')$ ?


Justify your answer.

This problem illustrates a simple application of the chosen ciphertext attack. Bob intercepts a ciphertext,  $C$ , intended for Alice and encrypted with Alice's public key,  $e$ . Bob wants to obtain the original message,  $M = C^d \text{ mod } n$ . Bob chooses a random value  $r$ , less than  $n$ , and computes:

$$\begin{aligned} Z &= r^e \text{ mod } n \\ X &= ZC \text{ mod } n \\ t &= r^{-1} \text{ mod } n \end{aligned}$$

Next, Bob gets Alice to authenticate (sign)  $X$  with her private key (as in the figure below), thereby decrypting  $X$ . Alice returns  $Y = X^d \text{ mod } n$ .

Show (mathematically) how Bob can use the information now available to him to determine  $M$ .



**Problem: CM23**

**Area: Security and Reliability**

**Code #\_\_\_\_\_**

Construct the parity check matrix  $P$  for a SECDED (Single Error Correcting Double Error Detecting) Hamming code with  $k=11$  (i.e., the total number of information bits excluding parity bits is 11) and  $c=4$  (i.e., the number of parity bits is 4). Then, find Boolean equations for **check bits** and **error address bits** from the parity matrix.

---

**Problem: CM24**

**Area: Security and Reliability**

**Code #\_\_\_\_\_**

Your manager in the Reliability and Quality Department asked you to verify her calculation of the reliability of a certain system. The equation that she derived is:

$$R_{system} = R_C[1 - (1 - R_A)(1 - R_B)][1 - (1 - R_D)(1 - R_E)] + (1 - R_C)[1 - (1 - R_A R_D)(1 - R_B R_E)]$$

Draw the system diagram based on the expression given above. Note  $R_A$ ,  $R_B$ ,  $R_C$ ,  $R_D$ ,  $R_E$  are the reliabilities of components A, B, C, D and E, respectively.



**Problem M.1****Power/Machinery**


Code # \_\_\_\_\_

Using a variable-frequency, constant amplitude, three-phase source; the following tests have been performed on a three-phase induction motor:

	<b>Test 1</b>	<b>Test 2</b>
Frequency of three-phase source	$f_{e1} = 50 \text{ Hz}$	$f_{e2} = 60 \text{ Hz}$
Frequency of rotor signals	$f_{r1} = 1.2 \text{ Hz}$	$f_{r2} = 2.4 \text{ Hz}$
Rotor mechanical speed	$n_1$	$n_2$

Find the ratio between  $n_1$  and  $n_2$  ( $n_1/n_2 = ?$ ).


Consider the magnetic structure shown below. All limbs have depth into the page  $d$ , and the material has infinite permeability. All three gap lengths are the same,  $g$ . Numbers of turns, voltages, and currents are as shown.



NOT TO SCALE

- Draw the magnetic equivalent circuit. Label all polarities. Find all components symbolically.
- Determine the flux linkages of the two coils,  $\lambda_1$  and  $\lambda_2$ , as functions of the currents and the geometric parameters.
- Determine the flux density  $B$  in the gap that has width  $w_2$  (center post) as a function of the currents and the geometric parameters.

Draw the per unit diagram of the system below using a 25MVA, 13.8kV base in the zone of generator 1.




M.4

Power/Machinery

Code# \_\_\_\_\_

Consider the figure below which shows the one-line diagram of a generator, a step-up transformer bank, and a load. The three-phase transformer bank T is made up of three identical single-phase transformers, each having a leakage reactance of  $X_{\ell} = 36 \Omega$  (on the high-voltage side) and turns ratio  $a = 10$ . The transformer bank delivers 80 MW at 0.8 power factor lagging to the substation HV bus whose voltage is 230 kV<sub>LL</sub>. You may neglect the exciting current and all losses of the transformer.

- (a) (15 pts) Determine the primary current magnitude
- (b) (25 pts) Determine the primary voltage (line-to-line) magnitude.
- (c) (10 pts) Determine the three-phase reactive power supplied by the generator.




Prob. M5

Area: Circuits/Electronics


Code # \_\_\_\_\_

Determine the Thevenin Voltage and Thevenin Resistance for the circuit below.



For the following circuit, find:

- The transfer function  $\mathbf{H}(s) = \frac{\mathbf{I}_0}{\mathbf{I}_{in}}$ .
- The steady-state output,  $i_0(t)$  if  $i_{in}(t) = 4e^{-2t} \cos(4t - 30^\circ) + 4\sin(10t)$  A




**Problem M7**

**Circuits/Electronics**

**Code # \_\_\_\_\_**

The circuit shown below is a two-stage amplifier. The operational amplifiers are assumed to be perfectly ideal, and their output voltages not to be limited by the DC power suppliers. The output voltage  $v_{o2}$  can be expressed as a function of the two inputs  $v_{i1}$  and  $v_{i2}$  as  $v_{o2} = a_0 + a_1 v_{i1} + a_2 v_{i2}$ . Please determine the values of  $a_0$ ,  $a_1$ , and  $a_2$ .



Problem: M9

Area: Waves, Devices, & Optics

Code #: \_\_\_\_\_

Two infinitely long concentric metallic cylinders with the inner radius  $a$  and the outer radius  $b$  form a capacitor. The inner cylinder is maintained at potential  $V_0$  and the outer cylinder is maintained at potential  $V = 0$ . Using the cylindrical coordinate system for electrical field components,  $(E_r, E_\phi, E_z)$  and with the aid of the Gauss's law (1) evaluate the electric field at an observation point  $r$ , where  $a < r < b$ . (2) relate the surface charge density on the inner cylinder  $\rho_s$  with the potential value  $V_0$ . (3) What is the expression of the capacitance?



Consider a silicon (Si: a Col. IV material) abrupt-junction pn diode in which only donors are on the n-side and only acceptors are on the p-side. The majority carrier concentration for the p side is  $2.50 \times 10^{13} \text{ cm}^{-3}$  and the majority carrier concentration for the n side is  $1.00 \times 10^{17} \text{ cm}^{-3}$ . Assume  $T = 300 \text{ K}$ . Important physical constants are:

- Boltzmann's constant:  $k = 1.38 \times 10^{-23} \text{ J/K} = 8.62 \times 10^{-5} \text{ eV/K}$
- Planck's constant:  $h = 4.14 \times 10^{-15} \text{ eV-s}$       Electronic charge:  $q = 1.60 \times 10^{-19} \text{ C}$
- Carrier Mobilities  $\mu_n = 1350 \text{ cm}^2/\text{V-s}$        $\mu_p = 480 \text{ cm}^2/\text{V-s}$
- Bandgap Energy of Si  $E_g = 1.11 \text{ eV}$
- Intrinsic Carrier Concentration  $n_i = 1.50 \times 10^{10} \text{ cm}^{-3}$  at 300 K

(a) Shallow dopants for a Si host are typically ????. Circle the best single answer.

Dopant Type	Column in the Periodic Table		
Donor:	<b>Col. III</b>	<b>Col. IV</b>	<b>Col. V</b>
Acceptor:	<b>Col. III</b>	<b>Col. IV</b>	<b>Col. V</b>

(b) Calculate the contact potential  $V_o$ .

(c) Calculate the diffusion coefficient for holes  $D_p$  for the p side of the extrinsic Si.


(d) Calculate the ratio  $x_{n0} / x_{p0}$  where  $x_{n0}$  is the equilibrium width of the depletion region on the n side and  $x_{p0}$  is the equilibrium width of the depletion region on the p side.



A system,  $H$ , has an input of  $x(t)$  and an output of  $y(t)$ . The system is linear and time-invariant, but I don't know if the system is stable or unstable. I put the following signal into the system:

$$x(t) = 0.025 * \delta(t + 0.025)$$

and observe the output shown below. The signal  $y(t)$  is zero for  $t < 0$  sec and  $t > 200$  msec.  $\delta(t)$  is a Dirac Delta function.



Answer both of the following questions, explaining your answers and showing your work for full credit. You may use the next two pages on the exam for your answer.

- Is this system BIBO stable, unstable, or is there insufficient information to determine that?
- 
- What is the frequency response of the system  $H(f)$ , or is there insufficient information for you to calculate that?

In 1962, AT&T first offered digital telephone transmission referred to as T1 service. With this service, each T1 frame is partitioned into 24 channels or time slots. Each time slot contains 8 bits (one speech sample), and there is one additional bit per frame for alignment. The frame is sampled at the Nyquist rate of 8000 samples per second, which means that one frame length is  $1/8$  kHz, and the bandwidth used for transmitting the composite signal is 386 kHz. Find the bandwidth efficiency (bits/s/Hz) for this signaling scheme.