a) List and give solutions to the three types of data dependencies encountered in pipelines.

b) Identify all types of hazards present in the code below and write them using the following format: Hazard_type, Isrc, Idest. Assume no forwarding hardware is available

\[
\begin{align*}
\text{L.D} & \quad \text{F0, 35(R1)} \quad ; \quad \text{F0} \leftarrow \text{M[R1+35]} \\
\text{MUL.D} & \quad \text{F0, F0, F2} \quad ; \quad \text{F0} \leftarrow \text{F0} \times \text{F2} \\
\text{ADD.D} & \quad \text{F4, F0, F0} \quad ; \quad \text{F4} \leftarrow \text{F0} + \text{F0} \\
\text{DIV.D} & \quad \text{F0, F4, F0} \quad ; \quad \text{F0} \leftarrow \text{F4} / \text{F0}
\end{align*}
\]

c) Briefly explain the process of virtual to physical address translation. Mention main components involved and steps required if a page is not present in main memory.
Suppose we have two implementations (Machine A and machine B, namely) of the same instruction set architecture. For some program which has 1 million instructions,

Machine A has a clock cycle time of 100ps and an average CPI of 4.0.

Machine B has a clock cycle time of 130ps and an average CPI of 3.0.

a. What machine is faster for this program, and by how much?

b. If overclocking (i.e., driving the given machine with faster clock speed) of the slower machine is possible, what clock rate should be used to execute the given program to achieve the same execution time of the faster machine?
Assume you are deciding between two possible optimizations (A and B) for a machine. Optimization A provides a speedup of 5 for 30% of the instructions, whereas Optimization B provides an increase/speedup in clock speed by 1.5%. Which optimization is a better solution? Show all work for full credit.
Below is a list of 32-bit memory address references, given as word addresses in decimal.

3, 180, 43, 2, 191, 88, 190, 14, 181, 44, 186, 253

For each of these references, identify the binary address, the tag, and the index given a direct-mapped cache with four-word blocks and a total size of 4 blocks. Also list if each reference is a hit or a miss, assuming the cache is initially empty.
In the circuit below, assume an initial value of 0 for Q. Complete the timing diagram for $Q_a$, $Q_b$ and $Q_c$. 
Given the Boolean expression \( f(a, b, c) = (\overline{a} + \overline{b})(b + \overline{c})(\overline{a} + \overline{c}) \) answer the following questions.

a. Simplify the following Boolean expression. Show your work for full credit. You may use any appropriate method for simplifying the expression.

b. Determine the truth table for \( f \) and for the simplified expression from part a. Show your work for full credit.
Given the function: \( G(w, x, y, z) = \Pi(1, 2, 3, 5, 6, 10, 13) + \Sigma(0, 7, 9, 11) \)

Answer the following questions.

a) Write the minimal SOP expression for \( G \).

b) Write the minimal NOR-NOR expression for \( G \).
Answer the following questions.

a) Convert to binary:
   \[ B2F \text{ (hex)} = \]

b) Convert to binary:
   \[ 592.6875 \text{ (decimal)} = \]

c) Convert to hex:
   \[ 10101101100111010.110110110 \text{ (binary)} = \]
d) Convert -34 to 8 bit 2's complement representation.

e) Perform the 2's complement multiplication $10001111 \times 01100001$

f) Perform the following two's complement addition operations. Give your answer as an 8-bit two's complement number. State whether overflow occurs.

$$
\begin{array}{c}
11010110 \\
+10110111 \\
\hline
\end{array}
\begin{array}{c}
00110111 \\
+01110111 \\
\hline
\end{array}
$$
a) List at least 3 advantages of programming a microcontroller using C over Assembly.

b) List at least 5 different addressing modes generally used in microcontrollers.

c) The correct choice of a microcontroller is critical in the success of a given project. Why would we still use 8-bit microcontrollers for some applications when 32-bit microcontrollers offer much better performance?
a) Find the delay associated with the following code sequence. Assume you are using an 8051 system with crystal frequency of 11.0592 MHz and 12 cycles/Machine Cycle. The number of machine cycles for type of instruction are as follows:

\[
\text{MOV} = 1, \text{NOP} = 1, \text{INC} = 1, \text{DJNZ} = 2 \quad \text{(decrements value by 1 and jumps to label if value is not zero)}
\]

\[
\text{MOV} \ A, \ #1 \\
\text{DELAY:} \quad \text{MOV} \ R7, \ #50 \\
\text{LOOP3:} \quad \text{MOV} \ R6, \ #50H \\
\text{LOOP2:} \quad \text{MOV} \ R5, \ #00010100B \\
\text{LOOP1:} \quad \text{NOP} \\
\quad \text{INC} \ A \\
\quad \text{NOP} \\
\quad \text{DJNZ} \ R5, \ \text{LOOP1} \\
\quad \text{DJNZ} \ R6, \ \text{LOOP2} \\
\quad \text{DJNZ} \ R7, \ \text{LOOP3}
\]

b) Explain the difference between CISC and RISC microcontrollers and list advantages of each type.
a) Describe how a typical embedded processor (e.g. 8051, ARM) handles interrupts? What is the procedure of calling the interrupt service routing (ISR) after an interrupt signal is generated?

b) How the processor state is saved and restored during the interrupt handling procedure? Which tasks are handles automatically and which require software support? Note: You can either discuss generic case or use one of the typical processors (e.g. 8051, ARM) as an example.
Consider a timer 0 in 8051 type processor with hardware configuration and control registers shown on the attached figures and tables. Assume following: SYSCLOCK = 12MHz, External Clock (T0) = 1MHz

a) Explain how the timer 0 operates in Mode 2 (timer/counter with auto-reload).

b) Consider that the timer should overflow (timeout) every 1ms. Which clock source can you use – either SYSCLK or External Clock (T0) – to achieve this timeout? What reload value should be used? Note: The SYSCLK signal can be pre-scaled before driving the timer (slowed down).
Figure 23.2. T0 Mode 2 Block Diagram
SFR Definition 23.1. TCON: Timer Control

<table>
<thead>
<tr>
<th>Bit</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W</td>
<td>Reset Value</td>
</tr>
<tr>
<td>TF1</td>
<td>00000000</td>
</tr>
<tr>
<td>TR1</td>
<td>00000000</td>
</tr>
<tr>
<td>TF0</td>
<td>00000000</td>
</tr>
<tr>
<td>TR0</td>
<td>00000000</td>
</tr>
<tr>
<td>IE1</td>
<td>00000000</td>
</tr>
<tr>
<td>IT1</td>
<td>00000000</td>
</tr>
<tr>
<td>IE0</td>
<td>00000000</td>
</tr>
<tr>
<td>IT0</td>
<td>00000000</td>
</tr>
</tbody>
</table>

Bit7: TF1: Timer 1 Overflow Flag.
Set by hardware when Timer 1 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 1 interrupt service routine.
0: No Timer 1 overflow detected.
1: Timer 1 has overflowed.

Bit6: TR1: Timer 1 Run Control.
0: Timer 1 disabled.
1: Timer 1 enabled.

Bit5: TF0: Timer 0 Overflow Flag.
Set by hardware when Timer 0 overflows. This flag can be cleared by software but is automatically cleared when the CPU vectors to the Timer 0 interrupt service routine.
0: No Timer 0 overflow detected.
1: Timer 0 has overflowed.

Bit4: TR0: Timer 0 Run Control.
0: Timer 0 disabled.
1: Timer 0 enabled.

Bit3: IE1: External Interrupt 1.
This flag is set by hardware when an edge/level of type defined by IT1 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 1 service routine if IT1 = 1. This flag is the inverse of the /INT1 signal.

Bit2: IT1: Interrupt 1 Type Select.
This bit selects whether the configured /INT1 interrupt will be falling-edge sensitive or active-low.
0: /INT1 is level triggered, active-low.
1: /INT1 is edge triggered, falling-edge.

Bit1: IE0: External Interrupt 0.
This flag is set by hardware when an edge/level of type defined by IT0 is detected. It can be cleared by software but is automatically cleared when the CPU vectors to the External Interrupt 0 service routine if IT0 = 1. This flag is the inverse of the /INT0 signal.

Bit0: IT0: Interrupt 0 Type Select.
This bit selects whether the configured /INT0 interrupt will be falling-edge sensitive or active-low.
0: /INT0 is level triggered, active logic-low.
1: /INT0 is edge triggered, falling-edge.

SFR Address: 0x88
SFR Page: 0
SFR Definition 23.2. TMOD: Timer Mode

<table>
<thead>
<tr>
<th>Bit 7: GATE1</th>
<th>Bit 6: C/T1</th>
<th>Bit 5: T1M1</th>
<th>Bit 4: T1M0</th>
<th>Bit 3: GATE0</th>
<th>Bit 2: C/T0</th>
<th>Bit 1: T0M1</th>
<th>Bit 0: T0M0</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>R/W</td>
<td>00000000</td>
</tr>
</tbody>
</table>

**Bit7:** GATE1: Timer 1 Gate Control.
- 0: Timer 1 enabled when TR1 = 1 irrespective of /INT1 logic level.
- 1: Timer 1 enabled only when TR1 = 1 AND /INT1 = logic 1.

**Bit6:** C/T1: Counter/Timer 1 Select.
- 0: Timer Function: Timer 1 incremented by clock defined by T1M bit (CKCON.4).
- 1: Counter Function: Timer 1 incremented by high-to-low transitions on external input pin (T1).

**Bits 5–4:** T1M1–T1M0: Timer 1 Mode Select.
These bits select the Timer 1 operation mode.

<table>
<thead>
<tr>
<th>T1M1</th>
<th>T1M0</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Mode 0: 13-bit counter/timer</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Mode 1: 16-bit counter/timer</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Mode 2: 8-bit counter/timer with auto-reload</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Mode 3: Timer 1 inactive</td>
</tr>
</tbody>
</table>

**Bit3:** GATE0: Timer 0 Gate Control.
- 0: Timer 0 enabled when TR0 = 1 irrespective of /INT0 logic level.
- 1: Timer 0 enabled only when TR0 = 1 AND /INT0 = logic 1.

**Bit2:** C/T0: Counter/Timer Select.
- 0: Timer Function: Timer 0 incremented by clock defined by T0M bit (CKCON.3).
- 1: Counter Function: Timer 0 incremented by high-to-low transitions on external input pin (T0).

**Bits 1–0:** T0M1–T0M0: Timer 0 Mode Select.
These bits select the Timer 0 operation mode.

<table>
<thead>
<tr>
<th>T0M1</th>
<th>T0M0</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Mode 0: 13-bit counter/timer</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Mode 1: 16-bit counter/timer</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Mode 2: 8-bit counter/timer with auto-reload</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Mode 3: Two 8-bit counter/timers</td>
</tr>
</tbody>
</table>
SFR Definition 23.3. CKCON: Clock Control

<table>
<thead>
<tr>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>T1M</td>
<td>T0M</td>
<td></td>
<td>SCA1</td>
<td>SCA0</td>
</tr>
<tr>
<td>Bit7</td>
<td>Bit6</td>
<td>Bit5</td>
<td>Bit4</td>
<td>Bit3</td>
<td>Bit2</td>
<td>Bit1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Bits 7–5: UNUSED. Read = 000b, Write = don’t care.

Bit4: T1M: Timer 1 Clock Select.
This select the clock source supplied to Timer 1. T1M is ignored when C/T1 is set to logic 1.
0: Timer 1 uses the clock defined by the prescale bits, SCA1–SCA0.
1: Timer 1 uses the system clock.

Bit3: T0M: Timer 0 Clock Select.
This bit selects the clock source supplied to Timer 0. T0M is ignored when C/T0 is set to logic 1.
0: Counter/Timer 0 uses the clock defined by the prescale bits, SCA1–SCA0.
1: Counter/Timer 0 uses the system clock.

Bit2: UNUSED. Read = 0b, Write = don’t care.

Bits 1–0: SCA1–SCA0: Timer 0/1 Prescale Bits
These bits control the division of the clock supplied to Timer 0 and/or Timer 1 if configured to use prescaled clock inputs.

<table>
<thead>
<tr>
<th>SCA1</th>
<th>SCA0</th>
<th>Prescaled Clock</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>System clock divided by 12</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>System clock divided by 4</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>System clock divided by 48</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>External clock divided by 8*</td>
</tr>
</tbody>
</table>

*Note: External clock divided by 8 is synchronized with the system clock, and external clock must be less than or equal to the system clock frequency to operate the timer in this mode.

SFR Definition 23.4. TL0: Timer 0 Low Byte

<table>
<thead>
<tr>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>00000000</td>
</tr>
</tbody>
</table>

Bits 7–0: TL0: Timer 0 Low Byte.
The TL0 register is the low byte of the 16-bit Timer 0.

SFR Definition 23.6. TH0: Timer 0 High Byte

<table>
<thead>
<tr>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>RW</th>
<th>Reset Value</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>00000000</td>
</tr>
</tbody>
</table>

Bits 7–0: TH0: Timer 0 High Byte.
The TH0 register is the high byte of the 16-bit Timer 0.
Compare and contrast, using math and your explanations, Heuristic Dynamic Programming vs. Q learning.
Describe how an evolutionary algorithm can be enhanced to deal well with multiobjective optimization.
Answer all three questions below.

1. List all the layers of the TCP/IP protocol suite and briefly describe the functions of each layer. Give an example protocol for each layer.

2. List three advantages of packet-switched networks over circuit-switched networks and justify your choices.

3. List three reasons why bridges are used in interconnecting multiple LANs.
Answer all three questions below. Show every step of your work.

1. Calculate the total delay to transfer a 10 Mb file from host 1 to host 2. This delay spans the beginning through the time when host 2 receives the last bit of the file. Circuit switching is used.

   Assume the following parameters:
   - The distance between the two hosts is 4000 km.
   - There are three routers between the hosts. These routers divide the distance between the two hosts into four equal parts.
   - Propagation speed is 200,000 km/s.
   - Transmission data rate is 100 Kbps.
   - Router processing delay is 100 ms.
   - Processing delays in hosts is negligible.

2. Repeat part 1, this time assuming datagram switching with a datagram size of 65 Kb.

3. Which switching technique yielded less delay? Comment on this result.
Assume that a router has built up the routing table shown below. The router can deliver packets directly over interfaces 0 and 1, or it can forward packets to routers R2, R3, or R4.

<table>
<thead>
<tr>
<th>Subnet Number</th>
<th>Subnet Mask</th>
<th>Next Hop</th>
</tr>
</thead>
<tbody>
<tr>
<td>128.96.39.0</td>
<td>255.255.255.128</td>
<td>Interface 0</td>
</tr>
<tr>
<td>128.96.39.128</td>
<td>255.255.255.128</td>
<td>Interface 1</td>
</tr>
<tr>
<td>128.96.40.0</td>
<td>255.255.255.128</td>
<td>R2</td>
</tr>
<tr>
<td>192.4.153.0</td>
<td>255.255.255.192</td>
<td>R3</td>
</tr>
<tr>
<td>(default)</td>
<td></td>
<td>R4</td>
</tr>
</tbody>
</table>

Describe what the router does with a packet addressed to each of the destinations below. Justify your answers. You may find the following decimal-to-hex conversions useful:

90D = 5AH, 128D = 80H, 192D = C0H, 153D = 99H.

(a) 128.96.39.10
(b) 128.96.40.12
(c) 128.96.40.151
(d) 192.4.153.17
(e) 192.4.153.90
Answer both questions below.

1. Describe the factors that should be considered in deciding between error detection and error correction, and provide a practical example where error correction is preferable.

2. We want to design a code with $m$ message bits and $r$ check bits that will allow all single-bit errors to be corrected.

Derive an inequality that will allow you to determine the minimum value of $r$ for a given $m$.

You do not have to solve for a closed-form solution of $r$. Presenting the inequality will suffice, assuming that you show the work leading to the inequality.